Abstract-A nanoscale variable resistor consisting of a metal nanowire (active element), a dielectric, and a gate, is proposed. By means of the gate voltage, stochastic transitions between different conducting states of the nanowire can be induced, with a switching time as fast as picoseconds. With an appropriate choice of dielectric, the transconductance of the device, which may also be considered an "electromechanical transistor," is shown to significantly exceed the conductance quantum G0 = 2e
in the vicinity of certain "magic radii" and consequently at quantized conductance values G that are integer multiples of the conductance quantum G 0 = 2e 2 /h. However, the linear stability analysis ignores large thermal fluctuations that can lead to breakup of the wire. Nanowire lifetimes are inferred from conductance histograms, compiled by cycling a mechanically controllable break junction (MCBJ) thousands of times [10] , [16] , [11] . These studies indicate that conductance peaks disappear above fairly well-defined temperatures.
Bürki et al. [17] studied the lifetimes of these nanowires using techniques developed in [18] . By modelling thermal fluctuations through stochastic Ginzburg-Landau classical field theories, they constructed a self-consistent approach to the fluctuation-induced "necking" of nanowires that is in good agreement with experiment [17] , [19] . Their theory indicates that passivated noble metal nanowires are sufficiently stable at room temperature to serve as interconnects between nanoscale circuit elements.
Of particular interest for the applications considered in this proposal is the nature of the barriers separating wires of different magic radii (and hence quantized conductances). These barriers can be surmounted in several ways: among them are raising the temperature, applying strain, shortening the wire, or changing the Fermi energy. The first three are discussed in [17] , [19] , but the last is new to this proposal. For the purposes of a new nanoscale device, the first two may be unsatisfactory for various reasons having to do either with nonoptimal operating conditions (temperature), or probable inability to implement these controls on the nanoscale (strain).
On the experimental side, nanowires suitable for the pro- Fig. 1 . Diagram of the proposed device Fig. 2 . Electron-shell potential as a function of wire radius k F R. The conductance of the wires with "magic radii" is indicated on the top axis. From Ref. [17] .
posed device, i.e. with conductance between a few and a few hundred conductance quanta, and lengths below or around a few nanometers have been fabricated using various techniques, including scanning tunnelling microscopy (STM) [20] , [21] , MCBJ [22] , [10] , thin-film transmission electron microscopy (TEM) [2] , [23] , electromigration [24] , and electrochemical fabrication [25] . Nanowires with diameters less than a nanometer have been directly observed [2] using TEM to remain stable under low beam intensities below 5 A/cm 2 for the duration of observation. Stochastic switching between different conductance values has been observed in contacts made using MCBJ [26] , while controllable switching has been achieved recently using electromigration to grow or shrink a nanobridge between two wires [27] . A structural thinning process of the nanowire similar to the one described by the theory of Bürki et al. [17] , [28] has been observed to take place for gold nanowires in TEM experiments. The nanowire was observed [4] to thin step by step via a process where a structural step (corresponding to a change in radius of the order one atomic diameter) forms at one end of the wire and subsequently propagates along the wire.
II. DESCRIPTION OF THE DEVICE
Variable resistors are commonly used circuit elements in many electronic applications. However, their large size and slow response time have heretofore limited their use primarily to the human-circuit interface. In this article, we describe how the exploitation of quantum and stochastic effects at the nanoscale allows one to combine what would ordinarily be distinct macroscale circuit elements into a single nanoscale device with multiple functionalities, and to achieve response times on the order of picoseconds.
The proposed device is illustrated in Fig. 1 . The physics behind its operation is the following: A metal nanowire is the active circuit element, and is embedded in a dielectric sheath, surrounded by an outer conductor of comparable dimensions, referred to as the gate. A positive/negative voltage applied to the gate enhances/depletes the density of carriers in the nanowire. Importantly, the resulting shift in the Fermi energy E F alters the electron-shell structure of the nanowire, which in turn determines its stability.
The magic radii are the minima of the electron-shell potential (see Fig. 2 , and e.g. [12] ), which depends on the dimensionless parameter k F R, with k F the Fermi wavevector and R the wire radius. A shift in k F is thus analogous to applying strain, and can be used to induce rapid (i.e., on the scale of the Debye frequency) transitions between neighboring magic radii. These have conductances differing by nG 0 , where n ≥ 2 is an integer (see Fig. 2 ). (As a rule of thumb, the jumps scale as n ∼ (π/4)k F R for a wire with initial radius R.) The switching time between two adjacent magic radii was shown [17] to be given by the Kramers formula
where ∆E is the energy barrier, k B is Boltzmann's constant, and T is the temperature. The rate prefactor Γ 0 , of order the Debye frequency, was calculated explicitly in Ref. [17] . The dependence of ∆E on the parameter k F R is illustrated in Fig. 3 . The possibility of shifting E F electrostatically, as described above, depends in an essential way on the crucial feature that the nanowire has a radius of order nanometers, and thus has a very low density of states at E F . As a function of the applied gate voltage V g , the shift in E F is given by [29] 
where C g is the mutual capacitance between gate and nanowire, and dN/dE is the density of states of the nanowire at E F . As discussed in [29] , the denominator in Eq. (2) can be well approximated in terms of material and geometrical parameters, yielding a convenient rule-of-thumb estimate
where r s is the Fermi gas parameter for the nanowire material (essentially the mean interelectron separation in the bulk metal), ǫ is the mean dielectric constant of the dielectric sheath, and α is a dimensionless parameter of order unity, Fig. 3 . Escape barrier as a function of wire radius k F R, or equivalently applied stress F . Results correspond to a gold wire with a conductance G = 17 G 0 , following the calculations of Ref. [17] . Fig. 4 . Escape barrier ∆E (top) and prefactor Γ (bottom) as a function of wire length, as calculated in [17] . A second-order phase transition takes place at the critical length Lc. For some wires, the transition is first-order (inset).
which depends logarithmically on the device dimensions ( Fig. 1) . In order to achieve the maximum switching speed, it is necessary to achieve a shift δ(k F R) ∼ 1 in the shell-potential parameter. From Eq. (3), this implies a preferred operating gate voltage
For typical metals, r s ∼ 2-3, while k F R ∼ 10 in the domain of validity of the nanoscale free electron model [30] , [31] . It is therefore desirable to use a dielectric with ǫ ≥ 10 to minimize the necessary gate voltages.
A. Transconductance
Because the mechanical switching time of the nanoscale variable resistor can be as short as picoseconds, it may also be thought of as an electromechanical transistor. It is thus useful to compute its transconductance, a figure of merit used to characterize transistors. The transconductance g T can be estimated as
Using Eq. (4) and n ∼ (π/4)k F R, one finds
For large dielectric constants ǫ ≥ 10, and bias voltages V 12 ∼ 1V, one can thus achieve g T ≫ G 0 , an exceptional figure of merit for a nanoscale device [32] , thereby enabling its advantageous use as an effective transistor. In addition to the structural switching time of order picoseconds, the electrical RC rise time τ = C g /G can be estimated to be of order 1 femtosecond for typical device dimensions/materials, and so is not a limiting factor in device performance.
B. Ohmic↔non-Ohmic transition
The device discussed above is one where barriers are controlled by shifting the Fermi energy of the nanowire through electrostatic means. Another possibility is to change the wire length. In [17] it was predicted that a transition in activation behavior occurs as a function of wire length: below a critical length L c , the barrier decreases rapidly with length, while above it is roughly constant. The transition can be continuous (second-order) or discontinuous (first-order) (see Fig. 4 ). This effect may have already been observed: a recent study [33] reported a transition from linear to nonlinear I −V behavior in gold nanowires, as distance between electrodes shortened due to applied bias. In a Comment [19] , we were able to explain this result as a consequence of the transition in radius stability as a function of wire length (cf. Fig. 4 ). This leads to another device possibility, namely changing wire length directly by changing the applied voltage. This would convert a wire with linear I − V characteristics to one with nonlinear ones (see Fig. 5 ). At the present time, it remains unclear how easily controllable such a transition might be.
III. FABRICATION OF THE DEVICE
Commercial fabrication of a nanoscale variable resistor/electromechanical transistor will require combining the three components of the device-metal nanowire, dielectric, and gate-integrated with other circuitry on a chip. Accordingly, the formation of the nanoscale circuitry may be based on the following steps:
Step 1: The initial structure of the nanowire, including its electrical connection to the rest of the integrated circuit, can be formed with standard semiconductor fabrication and patterning processes such as for example E-beam direct write, or alternatively in the long term masked ion beam lithography, to deposit a metal wire tens of nanometers in diameter on the substrate (e.g., a Si wafer or other insulating substrate). Suitable metals for nanowire formation include Au, Ag, Cu, Pt, and Al, among others.
Step 2: To form an active device, a short section of the nanowire must be thinned down to a diameter of order one nanometer using e.g. a focused scanning electron microscope (SEM), electromigration [34] , [35] , [36] , chemical etching [25] , or a combination of these techniques. Step 3: The active segment of the nanowire must be encased in dielectric, which also serves to passivate the nanowire surface, increasing durability.
Step 4: The nanowire encased in dielectric must be placed in proximity to one or more metal gates, used to control the nanowire resistance through induced structural transitions.
A. Dielectric
To achieve optimal device characteristics, the space between the active segment of the nanowire and the gate(s) should be filled with a dielectric with ǫ ≥ 10. If a solid dielectric (only) is used, a small gap around the active segment of the nanowire must be provided (see Figure 7(b) ) to permit the nanowire surface to fluctuate freely. In that case, the mean dielectric constant of the region between the nanowire and the gate(s) (including the gap) should exceed ten. Many intrinsic semiconductors could serve as suitable solid dielectrics with ǫ ≥ 10 (e.g., Si, Ge, InSb, InAs, InP, GaSb, or GaAs). The material should be chosen so that the semiconducting energy gap exceeds the maximum desired voltage difference between the gate and nanowire.
A liquid dielectric or combination of solid and liquid dielectrics could also be utilized. This would allow for optimal filling of the dielectric region, while still permitting free motion of the nanowire surface. Liquid dielectrics have been used in conjunction with some of the previous techniques [37] , [38] , [25] , in the context of single molecule measurements, as well as for STM measurements of metal contact transport. In the latter context, they have been shown to have little influence on the stability and transport properties of the nanocontact [38] .
Liquid dielectrics can have large dielectric constants and, being liquids, would easily adapt to the shape of the nanowire, without preventing its deformation. They are thus ideal candidates for the proposed device. For example, the dielectric constant of water at room temperature is close to 80. While the finite conductivity of water might be problematic, deionized water still has a dielectric constant of 15. As another example, Glycerol has a dielectric constant above 40. Various oilbased dielectrics [see e.g. US patent No 413189] have been developed and could be suitable for the proposed device. Alternatively, a dielectric gel or sol-gel or a combination of solid and gel dielectrics can be placed between the active segment of the nanowire and the gate(s).
IV. EXAMPLES
Examples of specific nanowire devices are provided below. It is important to note that the device architectures described in the examples are generic in nature, and the list of examples included is not intended to be exhaustive.
Example 1
In one embodiment of the proposed device (see Figure 6 ), a layer of solid dielectric is deposited on a substrate prepatterned (using standard vapor deposition techniques) with a metallic gate to address the nanowire device. A metal nanowire several tens of nanometers in diameter with a "notch" or constriction at the desired location is then deposited on the surface of the dielectric, in alignment with the submerged gate electrode. The nanowire at the notch can then be thinned down to the specified operating diameter by electromigration, SEM, or chemical etching. A nanodroplet of liquid dielectric is then deposited on the surface of the wafer, immersing the nanowire device (see Figure 6 ). The nanowire device, together with the droplet of liquid dielectric, is then hermetically sealed, e.g., with an epoxy seal. The gap shown around the nanowire may be filled with a liquid or gel dielectric to improve performance. Additionally, the cavity may be hermeticaly sealed, and a top gate can be added.
Example 2
In another embodiment of the proposed device (see Figure  7) , a layer of solid dielectric is deposited on a substrate prepatterned with a metallic gate to address the nanowire device, as in Example 1. A metal nanowire of uniform diameter several tens of nanometers is then deposited on the surface of the dielectric, in alignment with the submerged gate electrode. This fabrication step can be carried out within standard semiconductor patterning techniques, such as for example Ebeam direct write or alternatively in the long term masked ion beam lithography. A further layer of solid dielectric is then deposited, fully encasing the nanowire. A nanoscale pit or cavity is then etched in the dielectric layer, exposing the active segment of the nanowire. The exposed segment of the nanowire is then thinned down to the specified diameter (of order one nanometer) via e.g., focused SEM, chemical etching, or electromigration, or a combination of these techniques.
A hermetic seal can be applied to increase the durability of the nanowire device. For example, an epoxy bubble seal may be used to enclose an inert atmosphere (e.g., nitrogen or argon) about the exposed segment of the nanowire. Alternatively, a passivation layer over the nanowire device is used to scavenge any small amounts of oxidant from the sealed environment.
The pit containing the nanowire (see Figure 7 (b)) can also be filled with a liquid or gel dielectric before the seal is applied, to enhance device performance.
For some applications, both a top gate (not shown) and a bottom gate are included, above and below the nanowire device, respectively. Multiple gates may be desirable e.g. to address individual devices in a large array. For example, if the gate voltage is chosen appropriately, the device will switch conducting states rapidly only if the voltage is applied to both gates.
Example 3
In order to individually address individual devices in a large array on a chip, it may be desirable to fabricate a crisscrossing pattern of top and bottom gates (see Figure 8) . With an appropriate choice of operating voltages, only the nanowire device located at the intersection of the two active gates is addressed, and caused to switch conducting states.
Because the three (or more) terminals of the nanoscale variable resistor are comprised of metal patterned by standard semiconductor fabrication techniques, such devices can be readily integrated with conventional circuitry on a chip. Because the throughput impedance of such a device is on the scale of several hundred to several thousand Ohms, appropriate amplification may be required to interface with standard CMOS circuitry.
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